(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 14 October 2004 (14.10.2004)

PCT

(10) International Publication Number WO 2004/088845 A1

(51) International Patent Classification7:

H03L 7/07, 7/085, 7/099

(21) International Application Number:

PCT/GB2003/001441

(22) International Filing Date: 2 April 2003 (02.04.2003)

(25) Flilng Language:

English

(26) Publication Language:

English

(71) Applicant and

- (72) Inventor: TRAVIS, Christopher, Julian [GB/GB]; Wortley Road, Wotton-under-Edge, Thornliebank. Gloucestershire GL12 7JX (GB).
- (74) Agent: PATENTGRUPPEN APS; Arosgaarden, Aaboulevarden 31, DK-8000 Aarhus C (DK).
- (81) Designated States (national): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA,

CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EB (utility model), EE, BS, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD OF ESTABLISHING AN OSCILLATOR CLOCK SIGNAL



clock may include a framing component.

low phase noise and wide frequency range. It can be integrated on chip. It may compose a nailog phase-locked loop (PLL). Moreover a high-performance number-controlled oscillator (NCO), for creating an event clock analog phase-locked loop (PLL). Moreover a high-performance number-controlled oscillator (NCO), for creating an event clock analog phase-locked loop (PLL). Moreover a high-performance number-controlled oscillator (NCO), for creating an event clock analog phase-locked loop (PLL). Moreover a high-performance number-controlled oscillator (NCO), for creating an event clock analog phase-locked loop (PLL). Moreover a combined clock-and-frame asynchrony detector, for measuring and neak amplitude of the justification jitter. Moreover a combined clock-and-frame asynchrony detector, for measuring to a period control of the pustification jitter. Moreover a combined clock-and-frame asynchrony detector, for measuring to a period control of the pustification jitter.